-
Notifications
You must be signed in to change notification settings - Fork 130
Pull requests: angr/pyvex
Author
Label
Projects
Milestones
Reviews
Assignee
Sort
Pull requests list
Keep the decoded prefix when MIPS32 meets a MIPS64-only instruction
#567
opened Aug 16, 2026 by
zardus
Member
Loading…
Lifting: Decode RISC-V store-conditional and float comparisons again
#566
opened Aug 13, 2026 by
zardus
Member
Loading…
Lifting: Tell libVEX how much of the lift buffer it may read.
#564
opened Aug 11, 2026 by
zardus
Member
Loading…
Harden the FFI parser cache against code execution (restrict unpickling)
#562
opened Aug 6, 2026 by
Nexory
Loading…
fix(IRSB): removed wrong
instruction_addresses calculaion from lift…
#521
opened Feb 7, 2026 by
DanielBotnik
Loading…
Simple test for masking the shift amount in riscv64 rtype shift instructions
#495
opened Sep 10, 2025 by
Cskorpion
Loading…
ProTip!
Exclude everything labeled
bug with -label:bug.